

1) Addressing Modes

Given

$$PC = 4200H$$

$$R_1 = 1500H$$

$$R_2 = 2500H$$

$$R12 = 0800H$$

$$SP = 3000H$$

Memory :-

<u>Address</u>	<u>Content</u>
1500H	45H
1502H	3200H
2500H	18H
2800H	3400H
3000H	3600H
3200H	55H
3400H	60H
3600H	77H
4200H	200H

a) EA and operand value :-1) Immediate Addressing :-

In immediate addressing, the operand itself is given in the operand = 200H

No effective address is required

$$EA = N/A, \quad \text{operand} = 200H$$

2, Direct Addressing:

$$EA = 200H$$

operand :- $M[200H]$

$EA = 200H$, operand = $M[200H]$ (not provided)

3, Indirect Addressing:

for indirect addressing

$$EA = M[200H]$$

$EA = M[200H]$ (not provided)

4, Register Addressing:

Assuming the register specified is R_1 :-

$$R_1 = 1500H$$

$$EA = N/A, \text{ operand} = 1500H$$

If the instruction specified R_1 , the operand would be 2500H

5, Register Indirect Addressing:

using R_1 :-

$$EA = R_1 = 1500H$$

$$\text{Memory} :- M[1500H] = 45H$$

$$\therefore EA = 1500H, \text{ operand} = 45H$$

6, Indexed Addressing:

$$EA = \text{Address} + Ix$$

$$EA = 200H + 0800H$$

$$EA = 0A00H$$

operand = $M[0A00H]$ (not provided)

7, Relative Addressing:-

$\Rightarrow EA =$

$\Rightarrow EA =$

$$EA = PC + \text{operand}$$

$$EA = 1200H + 0100H$$

$$EA = 1300H$$

$$\text{operand} = M[1300H] \text{ (not provided)}$$

8, Stack Addressing:-

Stack addressing

$$EA = SP = 3000H$$

$$M[3000H] = 3600H$$

$$\therefore EA = 3000H, \text{ operand} = 3600H$$

b) Which addressing mode required maximum memory access

A) Indirect Addressing

- First memory access is required to obtain the effective address.
- Second memory access is required to obtain the actual operand.

$\therefore$ Indirect addressing required the maximum memory access

c) Increasing order of execution speed.

A) Generally

Immediate < Register < Register indirect < Direct < Indexed
< Relative < Indirect

Fastest $\rightarrow$ Slowest:-

Immediate $\rightarrow$ Register $\rightarrow$ Register Indirect $\rightarrow$ Direct $\rightarrow$ Indexed
 $\rightarrow$ Relative $\rightarrow$ Indirect

Stack addressing depends on the processor architecture, so it is normally considered separately

2. Processor Performance

4. Given

Number of instructions:-

$$IC = 900 \text{ million} = 900 \times 10^6$$

$$CPI = 2.8$$

$$f_1 = 2.4 \text{ GHz} = 2.4 \times 10^9$$

$$f_2 = 3.6 \text{ GHz} = 3.6 \times 10^9$$

$$\therefore \text{Formula CPU Time} = \frac{IC \times CPI}{\text{Clock Rate}}$$

1. Original execution time:-

total clock cycles:-

$$\begin{aligned} & 900 \times 10^6 \times 2.8 \\ & = 2.52 \times 10^9 \text{ cycles} \end{aligned}$$

$$\therefore T_1 = \frac{2.52 \times 10^9}{2.4 \times 10^9}$$

$$T_1 = 1.05 \text{ seconds}$$

2. New execution time:-

CPI 2.8.

$$T_2 = \frac{900 \times 10^6 \times 2.8}{3.6 \times 10^9}$$

$$T_2 = \frac{2.52}{3.6}$$

$$T_2 = 0.70 \text{ seconds}$$

3, Speedup

$$\text{Speedup} = \frac{\text{Old Execution Time}}{\text{New Execution Time}}$$

$$= \frac{1.05}{0.70}$$

$$\text{Speedup} = 1.5$$

∴ the processor is 1.5 times faster

$$(1.5 - 1) \times 100 = 50\%$$

50% improvement.

4, If increasing clock frequency increases CPI by 10%.

Original CPI:- 2.8

$$\text{CPI} = 2.8 + (10\% \times 2.8)$$

$$= 2.8 + 0.28$$

$$= 3.08$$

$$T = \frac{900 \times 10^6 \times 3.08}{3.6 \times 10^9}$$

$$T = 0.77 \text{ seconds}$$

5, Is increasing clock frequency always beneficial?

No, Increasing clock frequency can improve performance, but if it causes CPI to increase significantly, the performance improved can be reduced.

Thus:-

Higher clock frequency does not always guarantee proportional performance improvement.

3, Instruction Mix and CPU performance :-

Instruction type	Instruction Count	CPI
Arithmetic	5×10^6	2
memory Access	3×10^6	5
Branch	1×10^6	4
Floating point	2×10^6	8

Clock frequency :-

$$f = 2.5 \text{ GHz} = 2.5 \times 10^9 \text{ Hz}$$

1, Total number of clock cycles :-

$$\text{Total cycles} = \sum (\text{Instruction Count} \times \text{CPI})$$

$$\text{Arithmetic :- } 5 \times 10^6 \times 2 = 10 \times 10^6$$

$$\text{Memory :- } 3 \times 10^6 \times 5 = 15 \times 10^6$$

$$\text{Branch :- } 1 \times 10^6 \times 4 = 4 \times 10^6$$

$$\text{Floating point} = 2 \times 10^6 \times 8 = 16 \times 10^6$$

$$\therefore \text{Total cycle} = 45 \times 10^6$$

2, CPU execution time :-

$$T = \frac{\text{Total Cycles}}{\text{Clock frequency}}$$

$$T = \frac{45 \times 10^6}{2.5 \times 10^9}$$

$$T = 0.018 \text{ s}$$

3, Average CPI :-

total instruction count :- $5 + 3 + 1 + 2 = 11 \times 10^6$

$$\text{CPI}_{\text{avg}} = \frac{\text{Total cycles}}{\text{Total instruction}}$$
$$= \frac{45 \times 10^6}{11 \times 10^6}$$

$$\text{CPI}_{\text{avg}} = 4.09$$

4, Memory access CPI reduced from 5 to 3

New memory cycles :- $3 \times 10^6 \times 3 = 9 \times 10^6$

other cycles remain :- $10 + 4 + 16 = 30 \times 10^6$

New total cycles :- $30 + 9 = 39 \times 10^6$

New execution time :- $T_{\text{new}} = \frac{39 \times 10^6}{2.5 \times 10^6}$

$$T_{\text{new}} = 0.0156 \text{ s}$$

5, Percentage improvement in performance.

original time $T_{\text{old}} = 18 \text{ ms}$

New time $T_{\text{new}} = 15.6 \text{ ms}$

Performance improvement :- $\frac{T_{\text{old}} - T_{\text{new}}}{T_{\text{old}}} \times 100$

$$= \frac{18 - 15.6}{18} \times 100$$

$$= 13.33 \%$$

4, Comparison of processors:

Given that

Processor A

$$f = 4 \text{ GHz}, \quad \text{CPI} = 2.5, \quad \text{IC} = 500 \text{ million}$$

Processor B

$$f = 3 \text{ GHz}, \quad \text{CPI} = 1.8, \quad \text{IC} = 550 \text{ million}$$

Processor C

$$f = 5 \text{ GHz}, \quad \text{CPI} = 3.1, \quad \text{IC} = 430 \text{ million}$$

Formula :- $\text{CPU Time} = \frac{\text{IC} \times \text{CPI}}{\text{Clock Rate}}$

1, CPU execution time of each processor

Processor A.

$$T_A = \frac{500 \times 10^6 \times 2.5}{4 \times 10^9}$$
$$= \frac{1250}{4000}$$

$$T_A = 0.3125 \text{ s}$$

Processor B

$$T_B = \frac{550 \times 10^6 \times 1.8}{3 \times 10^9}$$
$$= \frac{990}{3000}$$

$$T_B = 0.33 \text{ s}$$

Processor C

$$T_C = \frac{430 \times 10^6 \times 3.1}{5 \times 10^9}$$

$$= \frac{1333}{5000} \Rightarrow T_C = 0.2666 \text{ s}$$

2, Ranking based on execution time.

$$0.2666 < 0.3125 < 0.33$$

$$\therefore C > A > B$$

3, Speedup of fastest over slowest.

Fastest = Processor C

Slowest = Processor B

$$\begin{aligned}\text{Speedup} &= \frac{T_B}{T_C} \\ &= \frac{0.33}{0.2666}\end{aligned}$$

$$\text{Speedup} = 1.24 \times$$

4, Processor B reduces instruction count by 10%.

Original count = 550 million

$$\text{Reduction} = 10\% \times 550 = 55 \text{ million}$$

$$550 - 55 = 495 \text{ million}$$

$$T'_B = \frac{495 \times 10^6 \times 1.8}{3 \times 10^9}$$

$$= \frac{891}{3000}$$

$$T'_B = 0.297$$

5, Best processor recommendation:-

Processor C is the best choice.

5, Memory and Program Execution Trace

Initial memory:-

Address

2500H

2501H

Data

15H

25H

$$A \leftarrow A+B$$

↳ Contents of A and B after each instruction

1, LDA 2500H

$$A = M[2500H] = 15H$$

$$A = 15H$$

2, MOV B, A

$$B \leftarrow A$$

$$B = 15H$$

$$A = 15H$$

3, LDA 2501H

$$A = M[2501H]$$

$$A = 25H$$

$$\therefore A = 25H, B = 15H$$

4, ADD B

$$A \leftarrow A+B$$

$$A = 25H + 15H$$

$$A = 40H$$

$$B = 15H$$

5, LDA 2502H

$M[2502H] \leftarrow A$

$M[2502H] = 40H$

A and B :- $A = 40H, B = 15H$

6, HLT

processor stops.

2, What value is stored at 2502H?

from STA 2502H:-

$M[2502H] = 40H$

3, Which flags are modified?

ADD B

$\therefore 25H + 15H = 40H$

$\therefore S=0, Z=0, AC=0, P=1, CY=0$

4, Execution Trace:-

Step	Instruction	A	B	Memory 2502H
1	LDA 2500H	15H	-	-
2	MOV B, A	15H	15H	-
3	LDA 2501H	25H	15H	-
4	ADD B	40H	15H	-
5	STA 2502H	40H	15H	40H
6	HLT	40H	15H	40H